

1 ABSTRACT OF THE DISCLOSURE

2 A method is provided for forming an improved planar structure of a
3 semiconductor integrated circuit, and an integrated circuit formed according to the
4 same. A field oxide is grown across the integrated circuit patterned and etched to
5 form an opening with substantially vertical sidewalls exposing a portion of an upper
6 surface of a substrate underlying the field oxide where an active area will be formed. A
7 gate electrode comprising a polysilicon gate electrode and a gate oxide are formed over
8 the exposed portion of the substrate. The polysilicon gate has a height at its upper
9 surface above the substrate at or above the height of the upper surface of the field
10 oxide. The gate electrode preferably also comprises a silicide above the polysilicon and
11 an oxide capping layer above the silicide. LDD regions are formed in the substrate
12 adjacent the gate electrode and sidewall spacers are formed along the sides of the gate
13 electrode including the silicide and the capping layer.